|Non-Confidential||PDF version||ARM 100400_0001_03_en|
|Home > Level Two Interface > Accelerator Coherency Port interface > ACP limitations|
The ACP is optimized for cache-line length transfers and supports a wide range of AMBA3 AXI3 requests, but it has some performance and functional limitations that must be considered.
ACP accesses are optimized for transfers that match Cortex®‑R8 processor coherent requests.
For maximum performance, use ACP accesses that match this optimized format. ACP accesses that do not match this format cannot benefit from the SCU optimizations, and have significantly lower performance.
ACP unsupported transfers.
The ACP is a full AMBA3 slave component, with the exception of the following transfers that are not supported:
Because of this, it is not possible to use the LDREX/STREX
mechanism through the ACP to gain exclusive access to coherent memory
regions that are marked with AxUSERSC =
0b1 and AxCACHESC =
However, the LDREX/STREX mechanism is fully supported through
the ACP for noncoherent memory regions, marked with AxUSERSC =
0b0 or AxCACHESC =
64-bit accesses to the AXI low-latency peripheral port always abort. 32-bit wide normal memory Non-Cacheable accesses from the ACP to the AXI low-latency peripheral port do not abort.