7.4.1 Reporting errors

The ECC logic protecting the AXI buses assumes that an entity in the system other than the processor is responsible for reacting to any ECC error detected on the bus, to restart the system correctly or to take any related actions.

For this reason, the following events are output for every protected AXI interface:

A correctable ECC error has been detected on read or write data, or a parity error on a control bit.
A fatal ECC error has been detected on one of the channels.

It is also assumed that any bus signal always has a defined value after reset.

Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.