|Non-Confidential||PDF version||ARM 100400_0001_03_en|
|Home > Fault Detection > Lock-step|
Lock-step mode requires the Cortex®‑R8 processor to be implemented with a second, redundant copy of the
axis modules. This provides redundancy in the logic without duplicating the RAMs that are protected by ECC.
The following figure shows how lock-step is implemented.
Because the dual-redundant logic has a significant impact on the area, not duplicating the RAMs minimizes this impact. Both copies of the logic run in parallel, although offset in time, and the outputs are compared to detect errors. There are two sets of comparators:
no_cpu, that is,
All outputs of the
noram modules are compared,
except for the debug, MRP, ETM, and MBIST signals.