Appendix B Cycle Timings and Interlock Behavior

This appendix describes the cycle timings of integer instructions on Cortex®‑R8 processor cores.

It contains the following sections:
Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.