5.4.1 Processor modes for accessing the FPU system registers

Summary of the processor modes for accessing the FPU system registers.

Table 5-3 Accessing FPU system registers

Register Privileged access User access
FPEXC EN=0 FPEXC EN=1 FPEXC EN=0 FPEXC EN=1
FPSID Permitted Permitted Not permitted Not permitted
FPSCR Not permitted Permitted Not permitted Permitted
MVFR0, MVFR1 Permitted Permitted Not permitted Not permitted
FPEXC Permitted Permitted Not permitted Not permitted
Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.