2.2.2 Debug and PMU APB interface

The Cortex®‑R8 processor implements an APB slave interface that enables access to Debug and PMU registers, CoreSight™ components (local ROM table, CTIs, and CTMs), and ETM.

See the ARM® CoreSight™ Architecture Specification for more information.

Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.