11.8.37 Single-Shot Comparator Control Registers 0-1

The TRCSSCCRn control the single-shot comparators.

Usage constraints
There are no usage constraints.
Configurations
Available in all configurations.
Attributes

Register number: 160-161

Base offset 0x280-0x284

Name: TRCSSCCRn

Type: RW

Reset: -

The following figure shows the TRCSSCCRn bit assignments.

Figure 11-46 TRCSSCCRn bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the TRCSSCCRn bit assignments.

Table 11-58 TRCSSCCRn bit assignments

Bits Name Function
[31:25] - Reserved. RAZ/WI.
[24] RST

Enables the single-shot comparator resource to be reset when it occurs, to enable another comparator match to be detected:

0b1Reset enabled. Multiple matches can occur.
[23:20] - Reserved. RAZ/WI.
[19:16] ARC

Selects one or more address range comparators for single-shot control.

One bit is provided for each implemented address range comparator.

[15:8] - Reserved. RAZ/WI.
[7:0] SAC

Selects one or more single address comparators for single-shot control.

One bit is provided for each implemented single address comparator.

Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.