|Non-Confidential||PDF version||ARM 100400_0001_03_en|
|Home > Embedded Trace Macrocell > Register descriptions > Auxiliary Control Register|
The TRCAUXCTLR provides additional controls for the Cortex®‑R8 processor ETM.
Register number: 6
The following figure shows the TRCAUXCTLR bit assignments.
The following table shows the TRCAUXCTLR bit assignments.
Table 11-21 TRCAUXCTLR bit assignments
|||QFLUSH||Always respond immediately to TRCITDATBOUTR.AFREADY. No interaction with FIFO draining, even in WFI state.|
|||SYNCOF||Force an overflow if synchronization is not completed when second synchronization is due.|