A.17 Power gating interface signals

Details of the Cortex®‑R8 processor power gating interface signals. The x at the end of the signal name represents either core 0, core 1, core 2 or core 3.

Table A-58 Power gating interface signals

Name Type Source/destination Description
nPWRUPSCURAM Input Power controller SCU power up switch enable
nPWRUPACKSCURAM Output SCU power up switch acknowledge
nISOLATESCURAM Input SCU RAM clamp control
nPWRUPACKCPUx_TRICKLE Output Individual core power up acknowledge
nPWRUPACKCPUx_HAMMER Output Individual core power up acknowledge
nPWRUPCPUx_TRICKLE Input Individual core power up request
nPWRUPCPUx_HAMMER Input Individual core power up request
nPWRUPCPUDRAMx Input Individual core data RAM power up switch enable
nPWRUPACKCPUDRAMx Output Individual core data RAM power up switch acknowledge
nRETCPUDRAMx Input Individual core data RAM retention control
nPWRUPCPUIRAMx Input Individual core instruction RAM power up switch enable
nPWRUPACKCPUIRAMx Output Individual core instruction RAM power up switch acknowledge
nRETCPUIRAMx Input Individual core instruction RAM retention control
nPWRUPCPUDTCMx Input Individual core DTCM RAM power up request
nPWRUPACKCPUDTCMx Output Individual core DTCM RAM power up acknowledge
nRETCPUDTCMx Input Individual core DTCM RAM retention control
nISOLATEDTCMx Input Individual DTCM RAM clamp control
nPWRUPCPUITCMx Input Individual core ITCM RAM power up request
nPWRUPACKCPUITCMx Output Individual core ITCM RAM power up acknowledge
nRETCPUITCMx Input Individual core ITCM RAM retention control
nISOLATEITCMx Input Individual ITCM RAM clamp control
nPWRUPDBG_TRICKLE Input Debug power up request
nPWRUPDBG_HAMMER Input Debug power up request
nPWRUPACKDBG_TRICKLE Output Power controller Debug power up acknowledge
nPWRUPACKDBG_HAMMER Output Debug power up acknowledge
nISOLATEDBG Input Debug clamp control
nPWRUPETMx_TRICKLE Input Individual ETM power up request
nPWRUPETMx_HAMMER Input Individual ETM power up request
nPWRUPACKETMx_TRICKLE Output Individual ETM power up acknowledge
nPWRUPACKETMx_HAMMER Output Individual ETM power up acknowledge
nISOLATECPUx Input Individual core clamp control
nISOLATECPUDRAMx Input Individual core data RAM clamp control
nISOLATECPUIRAMx Input Individual core instruction RAM clamp control
nISOLATEETMx Input Individual ETM clamp control
Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.