11.8.56 Device Architecture Register

The TRCDEVARCH identifies the Cortex®‑R8 processor ETM as an ETMv4 component.

Usage constraints
There are no usage constraints.
Configurations
Available in all configurations.
Attributes

Register number: 1007

Base offset 0xFBC

Name: TRCDEVARCH

Type: RO

Reset: 0x47704A17

The following figure shows the TRCDEVARCH bit assignments.

Figure 11-66 TRCDEVARCH bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the TRCDEVARCH bit assignments.

Table 11-79 TRCDEVARCH bit assignments

Bits Name Function
[31:21] ARCHITECT

Defines the architect of the component:

0x43BARM®
[20] PRESENT

Indicates the presence of this register:

0b1Register is present
[19:16] REVISION

Architecture revision:

0b0000Architecture revision 0
[15:0] ARCHID

Architecture ID:

0x4A13ETMv4 component
Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.