11.8.12 Branch Broadcast Control Register

The TRCBBCTLR controls how branch broadcasting behaves, and enables branch broadcasting to be enabled for certain memory regions.

Usage constraints
There are no usage constraints.
Configurations
Available in all configurations.
Attributes

Register number: 15

Base offset 0x03C

Name: TRCBBCTLR

Type: RW

Reset: -

The following figure shows the TRCBBCTLR bit assignments.

Figure 11-16 TRCBBCTLR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the TRCBBCTLR bit assignments.

Table 11-28 TRCBBCTLR bit assignments

Bits Name Function
[31:9] - Reserved. RAZ/WI.
[8] MODE

Selects mode:

0b0Exclude mode. The Address Range Comparators defined by the RANGE field indicate address ranges where branch broadcasting is not enabled. Selecting no ranges results in branch broadcasting being enabled over the whole memory map.
0b1Include mode. The Address Range Comparators defined by the RANGE field indicate address ranges where branch broadcasting is enabled. Setting RANGE to all zeroes is unpredictable when in Include mode.
[7:4] - Reserved. RAZ/WI.
[3:0] RANGE Selects Address Range Comparators to control where branch broadcasting is enabled. One bit is provided for each implemented Address Range Comparator.
Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.