11.8.22 Sequencer State Register

The TRCSEQSTR holds the value of the current state of the sequencer.

Usage constraints
  • Can only be written when the Cortex®‑R8 processor ETM is disabled.
  • Must be programmed with an initial value when programming the sequencer.
Available in all configurations.

Register number: 71

Base offset 0x11C


Type: RW

Reset: -

The following figure shows the TRCSEQSTR bit assignments.

Figure 11-26 TRCSEQSTR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the TRCSEQSTR bit assignments.

Table 11-38 TRCSEQSTR bit assignments

Bits Name Function
[31:2] - Reserved. RAZ/WI
[1:0] STATE

Current sequencer state:

0b00State 0
0b01State 1
0b10State 2
0b11State 3
Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.