11.8.53 Software Lock Access Register

The TRCLAR controls access to registers using the memory-mapped interface.

When the software lock is set, write accesses using the memory-mapped interface to all Cortex®‑R8 processor ETM registers are ignored except for write accesses to the TRCLAR.

When the software lock is set, read accesses of TRCPDSR do not change the TRCPDSR.STICKYPD bit. Read accesses of all other registers are not affected.

Usage constraints
There are no usage constraints.
Available in all configurations.

Register number: 1004

Base offset 0xFB0


Type: WO

Reset: -

The following figure shows the TRCLAR bit assignments.

Figure 11-63 TRCLAR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the TRCLAR bit assignments.

Table 11-76 TRCLAR bit assignments

Bits Name Function
[31:0] KEY

Software lock key value:

0xC5ACCE55Clear the software lock.

All other write values set the software lock.

Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.