4.2.10 Fault handling registers

Summary of the fault handling registers.

Table 4-11 Fault handling registers

Name CRn Op1 CRm Op2 Reset Description
DFSR c5 0 c0 0 - Data Fault Status Registera
IFSR 1 - Instruction Fault Status Registera
DFAR c6 0 c0 0 - Data Fault Address Registera
IFAR 2 - Instruction Fault Address Registera
a  For information, see the ARM® Architecture Reference Manual ARMv7‑A and ARMv7‑R edition.
Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.