11.8.13 Trace ID Register

The TRCTRACEIDR sets the trace ID on the trace bus. Controls two trace IDs, one for instruction trace and one for data trace.

Usage constraints
In a CoreSight™ system, writing of reserved trace ID values, 0x00 and 0x70-0x7F, is unpredictable.
Available in all configurations.

Register number: 16

Base offset 0x040


Type: RW

Reset: -

The following figure shows the TRCTRACEIDR bit assignments.

Figure 11-17 TRCTRACEIDR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the TRCTRACEIDR bit assignments.

Table 11-29 TRCTRACEIDR bit assignments

Bits Name Function
[31:7] - Reserved. RAZ/WI.

Trace ID value.When only instruction tracing is enabled, this provides the trace ID.

When data tracing is enabled, this field must be written with bit[0] set to 0b0. The instruction and data trace streams use adjacent trace ID values:

  • The instruction trace stream uses the trace ID {[6:1],0}.
  • The data value trace stream uses the trace ID {[6:1],1}.

When data tracing is not enabled, bit[0] can be set to any value.

Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.