A.11.7 Bus ECC error signals on AXI TCM slave port

Details of the bus ECC error signals on the AXI TCM slave port. These signals are only present if ECC is implemented.

Table A-40 Bus ECC error signals on AXI TCM slave port

Name Type Source/destination Description
AXICORRERRST Output AXI TCM slave port Correctable error on DW channel of AXI TCM slave port.
AXIFATALERRST[4:0] Output

Fatal error on AXI TCM slave port:

[4] fatal error on DR channel.

[3] fatal error on AR channel.

[2] fatal error on DB channel.

[1] fatal error on DW channel.

[0] fatal error on AW channel.

ARVALIDPTYST Input Parity for read address valid.
ARREADYPTYST Output Parity for read address ready.
ARADDRPTYST[3:0] Input Parity for read address.
ARCTLPTYST[3:0] Input

Parity signals:

[0] parity for read address ID.

[1] parity for read address burst length.

[2] parity for read address burst size, burst type, and lock type.

[3] parity for read address cache type and protection.

ARUSERPTYST Input Parity for transfer attributes.
RVALIDPTYST Output Parity for read valid.
RREADYPTYST Input Parity for read ready.
RCTLPTYST[1:0] Output

Parity signals:

[0] parity for read response, read last.

[1] parity for read ID.

RDATAERRCODEST[7:0] Output ECC bits on data bus, when BUS_ECC build parameter is set.
AWVALIDPTYST Input Parity for write address valid.
AWREADYPTYST Output Parity for write address ready.
AWADDRPTYST[3:0] Input Parity for write address.
AWCTLPTYST[3:0] Input

Parity signals:

[0] parity for write ID.

[1] parity for write burst length.

[2] parity for write burst size, burst type, and lock type.

[3] parity for write cache type and protection.

AWUSERPTYST Input Parity for transfer attributes.
WVALIDPTYST Input Parity for write valid.
WREADYPTYST Output Parity for write ready.
WCTLPTYST[2:0] Input

Parity signals:

[0] parity for write ID.

[1] parity for write strobes.

[2] parity for write last.

WDATAERRCODEST[7:0] Input ECC bits on data bus, when BUS_ECC build parameter is set.
BVALIDPTYST Output AXI TCM slave port Parity for write response valid.
BREADYPTYST Input Parity for write response ready.
BCTLPTYST[1:0] Output

Parity signals:

[0] parity for write response ID.

[1] parity for write response.

Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.