|Non-Confidential||PDF version||ARM 100400_0001_03_en|
|Home > Monitoring, Trace, and Debug > Embedded Trace Macrocell|
The optional ETM is compliant with the ETMv4 architecture. It provides full address and data trace, and enables real-time code tracing of the Cortex®‑R8 processor in an embedded system.
A single core Cortex‑R8 processor has a single ETM. In a multiprocessor configuration, each core can either share a single ETM, or each core can have its own ETM.
The ETM is enabled through the APB debug interface. You can disable the ETM, and power it off for power saving.
See Chapter 11 Embedded Trace Macrocell for more information.