|Non-Confidential||PDF version||ARM 100400_0001_03_en|
|Home > Level Two Interface > Accessing RAMs using the AXI3 interface|
The Cortex®‑R8 processor has a single AXI TCM slave port. The port is 64 bits wide and conforms to the AXI standard. Within the AXI standard, the slave port uses the AWUSERST and ARUSERST each as two separate chip select input signals to enable access to the TCMs as shown in the following table.
Table 12-11 TCM accesses
||Instruction TCM of core 0|
||Data TCM of core 0|
||Instruction TCM of core 1|
||Data TCM of core 1|
||Instruction TCM of core 2|
||Data TCM of core 2|
||Instruction TCM of core 3|
||Data TCM of core 3|
The external AXI system must generate the chip select signals. The AXI TCM slave interface routes the access to the required RAM.
The following table shows the MSB bit for the different TCM RAM sizes.
Table 12-12 MSB bit for the different TCM RAM sizes
ARADDRST[19:3] indicates the address of the doubleword in the TCM that you want to access. If you are accessing a TCM that is smaller than the maximum 1024KB, then it is possible to address a doubleword that is outside of the physical size of the TCM.
An access to the TCM RAMs is given an SLVERR error response if: