11.3.1 Core PMU connectivity

Connections of the ETMEVENT inputs for each core. These come from the CTI, the Cortex®‑R8 processor core Performance Monitoring Unit (PMU), and ECC monitoring logic, if present.

Table 11-3 ETMEVENT connections

Bits Description
[63:62] Not used
[61] ECC fatal error has occurred in the core RAM
60 ECC fatal error has occurred on one of the Cortex‑R8 processor buses: M0, M1, MP, ACP, AXI TCM or FPP0-3, if present
[59:4] Core performance monitor events
[3:0] CTITRIGOUT

Note:

When a single ETM is shared between several cores, the PMU event pins are driven from the relevant core, but the CTI connections for the ETM are always to CTI0, regardless of which core is being traced.

The ETM output resources, ETMEXTOUT, are connected to the CTI and also as inputs to the core PMU, as the following table shows.

Table 11-4 ETM EXTOUT connections to CTI and core PMU

ETM output CTI input PMU input
ETMEXTOUT[0] CTITRIGIN[2] -
ETMEXTOUT[1] CTITRIGIN[3] PMUEXTIN[0]
ETMEXTOUT[2] CTITRIGIN[4] PMUEXTIN[1]
ETMEXTOUT[3] CTITRIGIN[5] -
Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.