|Non-Confidential||PDF version||ARM 100400_0001_03_en|
|Home > Embedded Trace Macrocell > Register descriptions > ViewInst Include/Exclude Control Register|
The TRCVIIECTLR defines the address range comparators that control the ViewInst Include/Exclude control.
Register number: 33
The following figure shows the TRCVIIECTLR bit assignments.
The following table shows the TRCVIIECTLR bit assignments.
Table 11-31 TRCVIIECTLR bit assignments
|[19:16]||EXCLUDE||Defines the address range comparators for ViewInst exclude control. One bit is provided for each implemented Address Range Comparator.|
Defines the address range comparators for ViewInst include control.
Selecting no include comparators indicates that all instructions must be included. The exclude control indicates which ranges must be excluded.
One bit is provided for each implemented Address Range Comparator.