9.7.4 AXI protocol configurability, xIDSC, and AxUSERSC

The xIDSC bus width value is configurable and must be greater than or equal to 4.

The following table shows the AWUSERSC[5:0] encoding for the ACP.

Table 9-35 AWUSERSC encoding for ACP

AWUSERSC value Information propagated on AXI master port 0, AXI master port 1, and AXI low-latency peripheral port Usage
[0] Yes See 9.7.1 Coherent and noncoherent mode.
[4:1] Yes Ignored by the SCU.
[5] No

SBZ if byte line strobes are sparse. This is the default.

SBO if all byte line strobes are set according to the AXI access rules.

The following table shows the ARUSERSC[4:0] encoding for the ACP.

Table 9-36 ARUSERSC encoding for ACP

ARUSERSC value Information propagated on AXI master port 0, AXI master port 1, and AXI low-latency peripheral port Usage
[0] Yes See 9.7.1 Coherent and noncoherent mode
[4:1] Yes Ignored by the SCU
Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.