11.8.57 Device ID Register

The TRCDEVID indicates the capabilities of the Cortex®‑R8 processor ETM.

Usage constraints
There are no usage constraints.
Available in all configurations.

Register number: 1010

Base offset 0xFC8


Type: RO

Reset: 0x00000000

The following figure shows the TRCDEVID bit assignments.

Figure 11-67 TRCDEVID bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the TRCDEVID bit assignments.

Table 11-80 TRCDEVID bit assignments

Bits Name Function
[31:0] DEVID RAZ. There are no component-defined capabilities.
Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.