11.8.32 ID Register 2

The TRCIDR2 indicates the maximum sizes of certain aspects of items in the trace.

Usage constraints
There are no usage constraints.
Configurations
Available in all configurations.
Attributes

Register number: 122

Base offset 0x1E8

Name: TRCIDR2

Type: RO

Reset: 0x00420084

The following figure shows the TRCIDR2 bit assignments.

Figure 11-41 TRCIDR2 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the TRCIDR2 bit assignments.

Table 11-53 TRCIDR2 bit assignments

Bits Name Function
[31:29] - Reserved. RAZ/WI.
[28:25] CCSIZE

Indicates the size of the cycle counter in bits minus 12:

0b0000Cycle count is 12 bits.
[24:20] DVSIZE

Data value size in bytes:

0b00100Maximum of 32-bit data value size.
[19:15] DASIZE

Data address size in bytes:

0b00100Maximum of 32-bit address size.
[14:10] VMIDSIZE

Virtual Machine ID size:

0b00000Virtual Machine ID tracing not implemented.
[9:5] CIDSIZE

Context ID size in bytes:

0b00100Maximum of 32-bit Context ID size.
[4:0] IASIZE

Instruction address size in bytes:

0b00100Maximum of 32-bit address size.
Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.