12.1.1 Supported AXI3 transfers

The Cortex®‑R8 processor master ports can generate all possible AXI3 transactions from ACP traffic, including transaction types that differ from that of the original ACP transaction.

Transactions from the individual cores use only the following subset of possible AXI3 transactions:

The following points apply to AXI3 transactions:

Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.