11.8.11 Cycle Count Control Register

The TRCCCCTLR sets the threshold value for cycle counting.

Usage constraints
Writing a value of all zeroes is unpredictable when instruction trace cycle counting is enabled.
Available in all configurations.

Register number: 14

Base offset 0x038


Type: RW

Reset: -

The following figure shows the TRCCCCTLR bit assignments.

Figure 11-15 TRCCCCTLR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the TRCCCCTLR bit assignments.

Table 11-27 TRCCCCTLR bit assignments

Bits Name Function
[31:12] - Reserved. RAZ/WI
[11:0] THRESHOLD Instruction trace cycle count threshold
Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.