|Non-Confidential||PDF version||ARM 100400_0001_03_en|
|Home > System Control > Register descriptions > RAM Access ECC Register|
RAM Access ECC Register (RAECCR) characteristics and bit assignments.
The following figure shows the RAECCR bit assignments.
The following table shows the RAECCR bit assignments.
Table 4-38 RAECCR bit assignments
|[6:0]||ECC value for debug RAM operation||ECC chunk value for the selected debug operation|
To access the RAECCR, read or write the CP15 register with:
MRC p15, 0, <Rd>, c15, c1, 3 ; Read the ECC chunk value for the debug operation MCR p15, 0, <Rd>, c15, c1, 3 ; Write the ECC chunk value for the debug operation