4.3.18 RAM Access ECC Register

RAM Access ECC Register (RAECCR) characteristics and bit assignments.

Read
Returns the ECC chunk value selected according to the operation register, and associated with the selected data value.
Write
Sets the ECC chunk to be written by the next direct RAM access operation.
Usage constraints
The RAECCR is only accessible in privileged mode.
Configurations
Available only if ECC is implemented.
Attributes
See the c15 register summary, 4.2.8 c15 registers.

The following figure shows the RAECCR bit assignments.

Figure 4-22 RAECCR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the RAECCR bit assignments.

Table 4-38 RAECCR bit assignments

Bits Name Function
[31:7] - Reserved. RAZ/WI
[6:0] ECC value for debug RAM operation ECC chunk value for the selected debug operation

To access the RAECCR, read or write the CP15 register with:

MRC p15, 0, <Rd>, c15, c1, 3 ; Read the ECC chunk value for the debug operation
MCR p15, 0, <Rd>, c15, c1, 3 ; Write the ECC chunk value for the debug operation
Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.