|Non-Confidential||PDF version||ARM 100400_0001_03_en|
|Home > Level One Memory System > Fault handling|
Faults can occur on instruction fetches and on data accesses. When a fault occurs, information about the cause of the fault is recorded in a number of registers, depending on the type of abort. Exactly how you program the Cortex®‑R8 processor to handle errors depends on the configuration of your processor and system, and what you are trying to achieve.
Faults can occur on instruction fetches for the following reasons:
Faults can occur on data accesses for the following reasons: