11.8.21 Sequencer Reset Control Register

The TRCSEQRSTEVR resets the sequencer to state 0.

Usage constraints
Can only be written when the Cortex®‑R8 processor ETM is disabled.
Configurations
Available in all configurations.
Attributes

Register number: 70

Base offset 0x118

Name: TRCSEQRSTEVR

Type: RW

Reset: -

The following figure shows the TRCSEQRSTEVR bit assignments.

Figure 11-25 TRCSEQRSTEVR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the TRCSEQRSTEVR bit assignments.

Table 11-37 TRCSEQRSTEVR bit assignments

Bits Name Function
[31:8] - Reserved. RAZ/WI.
[7] RESETTYPE

Selects the resource type to move back to state 0:

0b0Single selected resource.
0b1Boolean combined resource pair.
[6:4] - Reserved. RAZ/WI.
[3:0] RESETSEL

Selects the resource number, based on the value of RESETTYPE:

When RESETTYPE is 0b0, selects a single selected resource from 0-15 defined by bits[3:0].

When RESETTYPE is 0b1, selects a Boolean combined resource pair from 0-7 defined by bits[2:0].

Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.