|Non-Confidential||PDF version||ARM 100400_0001_03_en|
|Home > Determinism Support > System configurability and QoS|
You can use the Quality of Service (QoS) to ensure that low priority cacheable traffic does not block the flow of accesses from peripherals, data TCM, and the optional AXI master port 1.
A real-time system with two AXI3 master ports and address filtering can stream critical tasks and background tasks so that the flow of background tasks, particularly cached low priority tasks that can have significant memory latency, does not block the flow of critical tasks:
QoS is enabled by the QoS bit in the Auxiliary Control Register:
The QoS bit can be used to ensure that low-priority cacheable traffic does not block the flow of accesses from the following:
You can set the QoS bit on a per core basis using ACTLR.QoS to ensure that low-priority cacheable traffic with significant memory latencies does not block the flow of traffic from these tasks. The SCU offers some QoS when the filtering is enabled on AXI master port 1.
You can use the QoS bit to set different mixes of traffic flows:
The following table shows the recommended QoS bit settings according to traffic types.
Table 8-5 Recommended QoS bit settings according to traffic types
|Traffic flow types||Low-priority cacheable traffic types|
|Small and bounded memory latency||Potentially large and unbounded memory latency|
|Peripheral and data TCM traffic only.||Do not set QoS bit||Do not set QoS bit|
|Peripheral and low-priority cacheable traffic, the data TCM can be present or not, and low-priority traffic is on AXI master port 0.||Do not set QoS bit||Set QoS bit|
|Peripheral traffic, low and high-priority cacheable traffic, the data TCM can be present or not, and low-priority traffic is on AXI master port 0, with high-priority traffic on AXI master port 1.||Do not set QoS bit||Set QoS bit|
The recommended QoS bit settings make the following assumptions: