1.4.3 ETM/ATB interface

You can implement the Cortex®‑R8 processor with an optional ETM per core, or one optional ETM shared by each core. If an ETM is present, there is a dedicated ETM and AMBA Trace Bus (ATB) interface. The ETM provides instruction and data trace for the processor.

Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.