A.10 Exception flag signals

Details of the Cortex®‑R8 processor exception flag signals.

Table A-33 Exception flag signals

Name Type Source/destination Description
SCUEVABORT Output System integrity controller Indicates that an external abort has occurred during a coherency writeback. It is a pulse signal that is asserted for one CLK clock cycle.
FPUFLAGSx[5:0] Output

Floating-Point Unit output flags for the corresponding core. Only implemented if the corresponding core includes an FPU:

Bit[5] gives the value of FPSCR[7].

Bits[4:0] give the value of FPSCR[4:0].

Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.