4.2.4 c6 registers

Summary of the 32-bit wide CP15 system control registers when CRn is c6.

Table 4-5 c6 register summary

Op1 CRm Op2 Name Reset Description
0 c0 0 DFAR - Data Fault Address Registera
2 IFAR - Instruction Fault Address Registera
c1 0 DRBAR UNK MPU Region Base Address Registers
2 DRSR 0x00000000 MPU Region Size and Enable Registers
4 DRACR UNK MPU Region Access Control Registers
c2 0 RGNR UNK MPU Memory Region Number Registers
a For information, see the ARM® Architecture Reference Manual ARMv7‑A and ARMv7‑R edition.
Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.