7.2 RAM protection

The Cortex®‑R8 processor uses ECC to indicate errors on the RAMs. It implements error correction using a clean and invalidate and retry for caches, and a correct, writeback, and retry mechanism for TCMs. The processor notifies the detection of any error using primary output events, and the update of performance and statistics counters.

This section contains the following subsections:
Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.