11.8.2 Processor Select Control Register

The TRCPROCSELR controls a multiplexer to select trace information from the connected Cortex®‑R8 processor cores.

Usage constraints
See the ARM® Embedded Trace Macrocell Architecture Specification ETMv4.
Available in all configurations.

Register number: 2

Base offset 0x008


Type: RW

Reset: 0x00000000

The following figure shows the TRCPROCSELR bit assignments.

Figure 11-6 TRCPROCSELR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

The following table shows the TRCPROCSELR bit assignments.

Table 11-18 TRCPROCSELR bit assignments

Bits Name Function
[31:3] - Reserved. RAZ/WI
[2:0] PROCSEL Drives the PROCSEL[2:0] pin
Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.