|Non-Confidential||PDF version||ARM 100400_0001_03_en|
|Home > Monitoring, Trace, and Debug > Memory Reconstruction Port|
The MRP is an optional feature for the Cortex®‑R8 processor. All write accesses, regardless of memory attributes, such as Strongly Ordered, Device, Non-Cacheable, and cacheable, are exported from the core through this port so that an image of the memory can be reconstructed. This port is intended for memory reconstruction only.
The MRP can be enabled using the Auxiliary Control Register.
The MRP has the following restrictions:
Write accesses are not in program order, apart from any architectural constraints on the memory attributes. If you require the accesses to be visible in order on the MRP:
Use Device or Strongly-Ordered memory attributes.
See A.16 Memory reconstruction port signals for a complete list of the MRP interface signals.
The ready signal of the SoC slave is used to drive the ready signal of the store buffer towards the LSU. As a result, asserting this signal LOW directly impacts the performance of the core, and writes are kept in the LSU until the SoC can execute the incoming writes. You can use a FIFO to provide limited and reasonable back-pressure on the ready signal.