7.5.1 Processor registers

Processor registers used in ECC.

Auxiliary Control Register (ACTLR)
Bits[10:9] of this register are used to enable ECC checking.
ECC Error Registers (DEER0-2/IEER0-2 and DTCMEER/ITCMEER)
These registers provide information on ECC errors.
Performance counters
The performance counters can be configured to monitor several ECC-related metrics.
Cache and TCM Debug Operation Register (CTDOR)
The processor contains registers that provide direct access to the caches. These registers enable the RAM analysis on error and the auto-checking of the ECC mechanisms by software. On the instruction side, these registers enable direct access to the instruction cache and to the instruction data. BTAC and PRED cannot be accessed in this way. On the data side, the tag RAM and the data cache RAM can be accessed in this way.
Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.