9.3.15 FPP Filtering End Address Registers 0-3

The FPP Filtering End Address Registers provide the filtering end address of the FPP that corresponds to the core.

Usage constraints
These registers are read-only. The filtering end address must be higher than the filtering start address of the FPP that corresponds to the core. These registers have an inclusive address as their end address. This means that the topmost megabyte of memory address space can be included in the filtering address range.
Configurations
Available when the FPP of the corresponding core is implemented.
Attributes

Offset from PERIPHBASE[31:13]:

  • Core 0: 0x84
  • Core 1: 0x8C
  • Core 2: 0x94
  • Core 3: 0x9C

Reset value: Defined by FPFILTERENDx.

The following figure shows the FPP Filtering End Address Registers 0-3 bit assignments.

Figure 9-18 FPP Filtering End Address Registers 0-3
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


The following table shows the FPP Filtering End Address Registers 0-3 bit assignments.

Table 9-19 FPP Filtering End Address Registers 0-3 bit assignments

Bits Name Function
[31:20] Filtering end address

Filtering end address for core 0-3.

The default value is the value of FPFILTERENDx, where x corresponds to either core 0, 1, 2 or 3, sampled when the core exits reset. The value on the input gives the upper address bits with 1MB granularity.

[19:0] - Reserved. SBZ.

Note:

The filtering end address is applied independently of the AXI request type and its attributes.
Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.