B.3 Load and store instructions

Load and store instructions are classed as single load and store instructions such as LDR instructions, load and store multiple instructions such as LDM instructions.

For load multiple and store multiple instructions, the number of registers in the register list usually determines the number of cycles required to execute a load or store instruction.

The Cortex®‑R8 processor has an optimized path from a load instruction to a subsequent data processing instruction, saving one cycle on the load-use penalty.

This path is used when the following conditions are met:

  • The data-processing instruction is an arithmetical, a logical or a saturation operation.
  • The data-processing instruction does not require any shift.
  • The load instruction does not require sign extension.
  • The load instruction is not conditional.
This section contains the following subsections:
Non-ConfidentialPDF file icon PDF versionARM 100400_0001_03_en
Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved.