|Home > Functional description > Level 2 memory system > Optional integrated L2 cache|
Data is allocated to the L2 cache only when evicted from the L1 memory system, not when first fetched from the system.
The exceptions to this rule are:
PRFMinstruction are allocated in the L2 regardless of the read-allocate hint.
When non-temporal data is evicted from the L1 memory system, the data is sent directly to L3 and is not allocated in L2.
L2 RAMs are invalidated automatically at reset unless the debug recovery P-Channel state is used.