C3.6 ETM trace unit register interfaces

The Cortex®-A55 core supports only memory-mapped interface to trace registers.

See the Arm® Embedded Trace Macrocell Architecture Specification ETMv4 for information on the behaviors on register accesses for different trace unit states and the different access mechanisms.

Non-ConfidentialPDF file icon PDF version100442_0200_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.