|Home > Appendices > AArch32 UNPREDICTABLE Behaviors > Other UNPREDICTABLE behaviors|
This section describes other unpredictable behaviors.
Table A-2 Other unpredictable behaviors
|CSSELR indicates a cache that is not implemented.||
If CSSELR indicates a cache that is not implemented, then on a read of the CCSIDR the behavior is constrained unpredictable, and can be one of the following:
|HDCR.HPMN is set to 0, or to a value larger than PMCR.N.||
If HDCR.HPMN is set to 0, or to a value larger than PMCR.N, then the behavior in Non-secure EL0 and EL1 is constrained unpredictable, and one of the following must happen:
For reads of HDCR.HPMN by EL2 or higher, if this field is set to 0 or to a value larger than PMCR.N, the core must return a constrained unpredictable value that is one of: