A5.6.7 Support for Arm®v8‑A device memory types

The Arm®v8‑A architecture includes memory types that replace the Armv7 Device and Strongly-ordered memory types. These device memory types have the following three attributes:

G – Gathering
The capability to gather and merge requests together into a single transaction.
R – Reordering
The capability to reorder transactions.
E – Early Write Acknowledgement
The capability to accept early acknowledge of transactions from the interconnect.

The legal combinations are described in the following table:

Table A5-3 Armv8‑A Device Memory Types

Memory type

Cortex®-A55

support

Comment
GRE Yes Similar to Normal non-cacheable, but does not permit speculative accesses.
nGRE Yes Transactions might be reordered within the L3 memory system, or in the system interconnect.
nGnRE Yes Corresponds to Device in Armv7.
nGnRnE Yes

Corresponds to Strongly Ordered in Armv7.

Treated the same as nGnRE inside the Cortex-A55 core, but reported differently on the bus interface.

For more information, see the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

Non-ConfidentialPDF file icon PDF version100442_0200_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.