B2.41 ERRSELR_EL1, Error Record Select Register, EL1

The ERRSELR_EL1 selects which error record should be accessed through the Error Record system registers. This register is not reset on a warm reset.

Bit field descriptions

ERRSELR_EL1 is a 64-bit register, and is part of the Reliability, Availability, Serviceability (RAS) registers functional group.

Figure B2-36 ERRSELR_EL1 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

RES0, [63:1]


SEL, [0]
Selects which error record should be accessed.

Select record 0 containing errors from Level 1 and Level 2 RAMs located on the Cortex®-A55 core.


Select record 1 containing errors from Level 3 RAMs located on the DSU.


ERRSELR_EL1 is architecturally mapped to AArch32 register ERRSELR. See B1.31 ERRSELR, Error Record Select Register.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

Non-ConfidentialPDF file icon PDF version100442_0200_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.