B2.85 LORID_EL1, Limited Order Region Identification Register, EL1

The LORID_EL1 indicates the number of LORegions and LORegion descriptors supported by the Cortex®-A55 core.

Bit field descriptions

LORID_EL1 is a 64-bit register, and is part of the Virtual memory control registers functional group.

This register is Read Only.

Figure B2-72 LORID_EL1 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.

RES0, [63:24]
Reserved, res0.
LD, [23:16]

Indicates the number of LOR Descriptors supported by the core. The value is:

0x4 Four LOR Descriptors supported.
RES0, [15:8]
Reserved, res0.
LR, [7:0]

Indicates the number of LORegions supported by the core. The value is:

0x4Four LORegions supported.
The LORID_EL1 is only applicable to the AArch64 state and is not accessible at any exception level in AArch32.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

Non-ConfidentialPDF file icon PDF version100442_0200_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.