B1.6 ACTLR2, Auxiliary Control Register 2

The ACTLR2 provides extra space to the ACTLR register to hold implementation defined trap functionality for execution at EL1 and EL0.

Bit field descriptions

ACTLR2 is a 32-bit register, and is part of:

  • The Other system control registers functional group.
  • The Implementation defined functional group.
Figure B1-2 ACTLR2 bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


RES0, [31:0]
RES0Reserved.
Configurations

AArch32 System register ACTLR2 is architecturally mapped to AArch64 System register ACTLR_EL1[63:32]. See B2.5 ACTLR_EL1, Auxiliary Control Register, EL1.

AArch32 register ACTLR2(S) is architecturally mapped to AArch64 register ACTLR_EL3[63:32]. See B2.7 ACTLR_EL3, Auxiliary Control Register, EL3.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

Non-ConfidentialPDF file icon PDF version100442_0200_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.