|Home > Register Descriptions > AArch64 system registers > AFSR1_EL2, Auxiliary Fault Status Register 1, EL2|
AFSR1_EL2 provides additional IMPLEMENTATION DEFINED fault status information for exceptions that are taken to EL2. This register is not used in the Cortex®-A55 core.
AFSR1_EL2 is a 32-bit register, and is part of:
AArch64 System register AFSR1_EL2 is architecturally mapped to AArch32 System register HAIFSR. See B1.51 HAIFSR, Hyp Auxiliary Instruction Fault Status Syndrome Register.
Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.