|Home > Register Descriptions > AArch32 system registers > HSR, Hyp Syndrome Register > Encoding of ISS[24:20] when HSR[31:30] is 0b00|
For EC values that are non-zero and have the two most-significant bits 0b00, ISS[24:20] provides the condition field for the trapped instruction, together with a valid flag for this field.
The encoding of this part of the ISS field is:
Condition valid. Possible values of this bit are:
The COND field is not valid.
|The COND field is valid.|
When an instruction is trapped, CV is set to 1.
The Condition field for the trapped instruction. This field is valid only when CV is set to 1.
If CV is set to 0, this field is res0.
When an instruction is trapped, the COND field is set to the condition the instruction was executed with.
When reporting an SEI, the following occurs:
When reporting a synchronous external data abort, EA is RES0.
When reporting a synchronous external prefetch abort, EA is RES0.