|Home > Register Descriptions > AArch32 system registers > HACR, Hyp Auxiliary Configuration Register|
HACR controls trapping to Hyp mode of implementation defined aspects of Non-secure EL1 or EL0 operation. This register is not used in the Cortex®-A55 core.
HACR is a 32-bit register, and is part of the Virtualization registers functional group.
AArch32 System register HACR is architecturally mapped to AArch64 System register HACR_EL2. See B2.54 HACR_EL2, Hyp Auxiliary Configuration Register, EL2.
Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.