B1.51 HAIFSR, Hyp Auxiliary Instruction Fault Status Syndrome Register

HAIFSR provides additional implementation defined syndrome information for Prefetch Abort exceptions taken to Hyp mode. This register is not used in the Cortex®-A55 core.

Bit field descriptions

HAIFSR is a 32-bit register, and is part of:

  • The Virtualization registers functional group.
  • The Exception and fault handling registers functional group.
  • The Implementation defined functional group.
Figure B1-36 HAIFSR bit assignments
To view this graphic, your browser must support the SVG format. Either install a browser with native support, or install an appropriate plugin such as Adobe SVG Viewer.


RES0, [31:0]
Reserved, RES0.
Configurations

AArch32 System register HAIFSR is architecturally mapped to AArch64 System register AFSR1_EL2. See B2.12 AFSR1_EL2, Auxiliary Fault Status Register 1, EL2.

Bit fields and details not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.

Non-ConfidentialPDF file icon PDF version100442_0200_00_en
Copyright © 2016–2018 Arm Limited or its affiliates. All rights reserved.