|Home > Register Descriptions > AArch64 system registers > AFSR0_EL1, Auxiliary Fault Status Register 0, EL1|
AFSR0_EL1 provides additional IMPLEMENTATION DEFINED fault status information for exceptions that are taken to EL1. In the Cortex®-A55 core, no additional information is provided for these exceptions. Therefore this register is not used.
AFSR0_EL1 is a 32-bit register, and is part of:
AArch64 System register AFSR0_EL1 is architecturally mapped to AArch32 System register ADFSR. See B1.7 ADFSR, Auxiliary Data Fault Status Register.
Bit fields and details that are not provided in this description are architecturally defined. See the Arm® Architecture Reference Manual Armv8, for Armv8-A architecture profile.